

## Configuration to Enable USB251x XNOR\_MODE

### 1 Overview

The USB251x has an internal controller which is used to enable an XNOR\_MODE that an OEM can utilize to check continuity of the I/O pins.

A "0" result will come out if all input pins in the XNOR chain are "0", or if an even number of input pins have a "1" asserted.

A "1" result will come out if all input pins in the XNOR chain are "0" except for one, which is a "1", or if an odd number of pins have a '1' asserted. The OEM can toggle one pin at a time and check the change in polarity of the XNOR output pin.




Figure 1.1 XNOR Chain Diagram

### 2 Audience

This application note assumes that the reader is familiar with hardware design, USB protocols, and USB hubs. The goal of the application note is to provide information on using XNOR\_MODE.

### 3 XNOR\_MODE Controller

The XNOR\_MODE controller has a serial interface. When a serial data string is shifted into the controller, it recognizes the data pattern and enables XNOR\_MODE.

### 4 XNOR\_MODE Description

When XNOR\_MODE is enabled, the normal functions are disconnected from each device pin, and all pins (except Power, Ground, XTAL1, XTAL2, RBIAS, REG\_EN, RESET\_N, and PRTPWR1) are connected internally to an XNOR chain as inputs. The PRTPWR1 pin is the XNOR output.

The XNOR\_MODE test mode also disables the clocks by not feeding the crystal clock or the oscillator clock.

**Note 4.1** USB2513 and USB2514: XNOR\_MODE will work as specified.

**Note 4.2** XNOR test mode is not supported in the USB2512.

**Note 4.3** If using a device with disabled (and therefore unimplemented) ports, the pins for the disabled port are still in the XNOR chain and accounted for appropriately.

## 5 Configuration

1. After the device is powered up, wait until the device's PLL is stable.
2. Drive the TEST pin to "high."
3. Wait for a number of clock cycles (>10) on the SCL pin.
4. Drive the OCS1\_N pin to "low" on the next falling edge of the SCL pin.
5. After the falling edge of the OCS1\_N pin, wait 2 clock cycles until the third falling edge of the clock on the SCL pin.
6. Drive the data pattern 8'b 00000001 onto the SDA pin at every falling edge of the clock on the SCL pin.
7. Wait for 4 clock cycles on the SCL pin.
8. At the next falling edge of the clock cycle, drive the data pattern 16'b 0000000000000001 onto the SDA pin at every falling edge of the clock on the SCL pin.
9. Wait for 5 clock cycles.
10. XNOR\_MODE is now enabled.
11. Exit XNOR\_MODE by performing a hardware reset.

## 6 Serial Interface Technical Characteristics

- Present the data on the falling edge of the clock.
- The USB251x reads data on next rising edge.




Figure 6.1 Timing Diagram



80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123

Copyright © 2007 SMSC or its subsidiaries. All rights reserved.

Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC's website at <http://www.smsc.com>. SMSC is a registered trademark of Standard Microsystems Corporation ("SMSC"). Product names and company names are the trademarks of their respective holders.

**SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.**