

MUN5211T1G Series

Bias Resistor Transistor

NPN Silicon Surface Mount Transistor with Monolithic Bias Resistor Network

This new series of digital transistors is designed to replace a single device and its external resistor bias network. The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space. The device is housed in the SC-70/SOT-323 package which is designed for low power surface mount applications.

Features

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- The SC-70/SOT-323 package can be soldered using wave or reflow. The modified gull-winged leads absorb thermal stress during soldering eliminating the possibility of damage to the die.
- Available in 8 mm embossed tape and reel. Use the Device Number to order the 7 inch/3000 unit reel.
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Collector-Base Voltage	V_{CBO}	50	Vdc
Collector-Emitter Voltage	V_{CEO}	50	Vdc
Collector Current	I_C	100	mAdc

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	202 (Note 1) 310 (Note 2) 1.6 (Note 1) 2.5 (Note 2)	mW mW/ $^\circ\text{C}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	618 (Note 1) 403 (Note 2)	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Lead	$R_{\theta JL}$	280 (Note 1) 332 (Note 2)	$^\circ\text{C/W}$
Junction and Storage Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.



1. FR-4 @ Minimum Pad.
2. FR-4 @ 1.0 x 1.0 inch Pad.




ON Semiconductor®

<http://onsemi.com>

NPN SILICON BIAS RESISTOR TRANSISTORS



MARKING DIAGRAM



8x = Device Code

M = Date Code*

▪ = Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation may vary depending upon manufacturing location.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

DEVICE MARKING INFORMATION

See specific marking information in the device marking table on page 2 of this data sheet.

MUN5211T1G Series

DEVICE MARKING AND RESISTOR VALUES

Device	Package	Marking	R1 (K)	R2 (K)	Shipping [†]
MUN5211T1G	SC-70/SOT-323 (Pb-Free)	8A	10	10	3000 / Tape & Reel
MUN5212T1G	SC-70/SOT-323 (Pb-Free)	8B	22	22	3000 / Tape & Reel
MUN5213T1G	SC-70/SOT-323 (Pb-Free)	8C	47	47	3000 / Tape & Reel
MUN5214T1G	SC-70/SOT-323 (Pb-Free)	8D	10	47	3000 / Tape & Reel
MUN5215T1G	SC-70/SOT-323 (Pb-Free)	8E	10	∞	3000 / Tape & Reel
MUN5216T1G (Note 3)	SC-70/SOT-323 (Pb-Free)	8F	4.7	∞	3000 / Tape & Reel
MUN5230T1G	SC-70/SOT-323 (Pb-Free)	8G	1.0	1.0	3000 / Tape & Reel
MUN5231T1G (Note 3)	SC-70/SOT-323 (Pb-Free)	8H	2.2	2.2	3000 / Tape & Reel
MUN5232T1G	SC-70/SOT-323 (Pb-Free)	8J	4.7	4.7	3000 / Tape & Reel
MUN5233T1G	SC-70/SOT-323 (Pb-Free)	8K	4.7	47	3000 / Tape & Reel
MUN5234T1G (Note 3)	SC-70/SOT-323 (Pb-Free)	8L	22	47	3000 / Tape & Reel
MUN5235T1G	SC-70/SOT-323 (Pb-Free)	8M	2.2	47	3000 / Tape & Reel
MUN5236T1G (Note 3)	SC-70/SOT-323 (Pb-Free)	8N	100	100	3000 / Tape & Reel
MUN5237T1G (Note 3)	SC-70/SOT-323 (Pb-Free)	8P	47	22	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

3. New devices. Updated curves to follow in subsequent data sheets.

MUN5211T1G Series

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Base Cutoff Current ($V_{CB} = 50 \text{ V}$, $I_E = 0$)	I_{CBO}	-	-	100	nAdc
Collector-Emitter Cutoff Current ($V_{CE} = 50 \text{ V}$, $I_B = 0$)	I_{CEO}	-	-	500	nAdc
Emitter-Base Cutoff Current ($V_{EB} = 6.0 \text{ V}$, $I_C = 0$)	I_{EBO}	- - - - - - - - - - - - - - - - - -	- - - - - - - - - - - - - - - - - -	0.5 0.2 0.1 0.2 0.9 1.9 4.3 2.3 1.5 0.18 0.13 0.2 0.05 0.13	mAdc
Collector-Base Breakdown Voltage ($I_C = 10 \mu\text{A}$, $I_E = 0$)	$V_{(BR)CBO}$	50	-	-	Vdc
Collector-Emitter Breakdown Voltage (Note 4) ($I_C = 2.0 \text{ mA}$, $I_B = 0$)	$V_{(BR)CEO}$	50	-	-	Vdc

ON CHARACTERISTICS (Note 4)

DC Current Gain ($V_{CE} = 10 \text{ V}$, $I_C = 5.0 \text{ mA}$)	MUN5211T1G MUN5212T1G MUN5213T1G MUN5214T1G MUN5215T1G MUN5216T1G MUN5230T1G MUN5231T1G MUN5232T1G MUN5233T1G MUN5234T1G MUN5235T1G MUN5236T1G MUN5237T1G	h_{FE}	35 60 80 80 160 160 3.0 8.0 15 80 80 80 80 80	60 100 140 140 350 350 5.0 15 30 200 150 140 150 140	-	
Collector-Emitter Saturation Voltage ($I_C = 10 \text{ mA}$, $I_B = 0.3 \text{ mA}$)	MUN5211T1G MUN5212T1G MUN5213T1G MUN5214T1G MUN5236T1G MUN5230T1G MUN5231T1G MUN5237T1G	$V_{CE(\text{sat})}$	- - - - - - - -	- - - - - - - -	0.25 0.25 0.25 0.25 0.25 0.25 0.25 0.25	Vdc
($I_C = 10 \text{ mA}$, $I_B = 5 \text{ mA}$)	MUN5211T1G MUN5212T1G MUN5213T1G MUN5214T1G MUN5236T1G MUN5230T1G MUN5231T1G MUN5237T1G					
($I_C = 10 \text{ mA}$, $I_B = 1 \text{ mA}$)	MUN5211T1G MUN5212T1G MUN5213T1G MUN5214T1G MUN5236T1G MUN5230T1G MUN5231T1G MUN5237T1G					

4. Pulse Test: Pulse Width < 300 μs , Duty Cycle < 2.0%

MUN5211T1G Series

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted) (Continued)

Characteristic	Symbol	Min	Typ	Max	Unit
ON CHARACTERISTICS (Note 5) (Continued)					
Output Voltage (on) ($V_{CC} = 5.0 \text{ V}$, $V_B = 2.5 \text{ V}$, $R_L = 1.0 \text{ k}\Omega$) ($V_{CC} = 5.0 \text{ V}$, $V_B = 3.5 \text{ V}$, $R_L = 1.0 \text{ k}\Omega$) ($V_{CC} = 5.0 \text{ V}$, $V_B = 5.5 \text{ V}$, $R_L = 1.0 \text{ k}\Omega$) ($V_{CC} = 5.0 \text{ V}$, $V_B = 4.0 \text{ V}$, $R_L = 1.0 \text{ k}\Omega$)	V_{OL}	-	-	0.2	Vdc
MUN5211T1G MUN5212T1G MUN5214T1G MUN5215T1G MUN5216T1G MUN5230T1G MUN5231T1G MUN5232T1G MUN5233T1G MUN5234T1G MUN5235T1G MUN5213T1G MUN5236T1G MUN5237T1G					
Output Voltage (off) ($V_{CC} = 5.0 \text{ V}$, $V_B = 0.5 \text{ V}$, $R_L = 1.0 \text{ k}\Omega$) ($V_{CC} = 5.0 \text{ V}$, $V_B = 0.05 \text{ V}$, $R_L = 1.0 \text{ k}\Omega$) ($V_{CC} = 5.0 \text{ V}$, $V_B = 0.25 \text{ V}$, $R_L = 1.0 \text{ k}\Omega$)	V_{OH}	4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9	- - - - - - - - - - - - - - - -	- - - - - - - - - - - - - - - -	Vdc
Input Resistor	R_1	7.0 15.4 32.9 7.0 7.0 3.3 0.7 1.5 3.3 3.3 15.4 1.54 70 32.9	10 22 47 10 10 4.7 1.0 2.2 4.7 4.7 22 2.2 100 47	13 28.6 61.1 13 13 6.1 1.3 2.9 6.1 6.1 28.6 2.86 130 61.1	k Ω
Resistor Ratio	R_1/R_2	0.8 0.8 0.8 0.17 - - 0.8 0.8 0.8 0.055 0.38 0.038 0.8 1.7	1.0 1.0 1.0 0.21 - - 1.0 1.0 1.0 0.1 0.47 0.047 1.0 2.1	1.2 1.2 1.2 0.25 - - 1.2 1.2 1.2 0.185 0.56 0.056 1.2 2.6	

5. Pulse Test: Pulse Width < 300 μs , Duty Cycle < 2.0%

MUN5211T1G Series




Figure 1. Derating Curve

MUN5211T1G Series

TYPICAL ELECTRICAL CHARACTERISTICS - MUN5211T1G




Figure 2. $V_{CE(\text{sat})}$ versus I_C




Figure 3. DC Current Gain




Figure 4. Output Capacitance




Figure 5. Output Current versus Input Voltage




Figure 6. Input Voltage versus Output Current

MUN5211T1G Series

TYPICAL ELECTRICAL CHARACTERISTICS - MUN5212T1G




Figure 7. $V_{CE(sat)}$ versus I_C




Figure 8. DC Current Gain




Figure 9. Output Capacitance




Figure 10. Output Current versus Input Voltage




Figure 11. Input Voltage versus Output Current

MUN5211T1G Series

TYPICAL ELECTRICAL CHARACTERISTICS - MUN5213T1G




Figure 12. $V_{CE(sat)}$ versus I_C




Figure 13. DC Current Gain




Figure 14. Output Capacitance




Figure 15. Output Current versus Input Voltage




Figure 16. Input Voltage versus Output Current

MUN5211T1G Series

TYPICAL ELECTRICAL CHARACTERISTICS - MUN5214T1G




Figure 17. $V_{CE(\text{sat})}$ versus I_C




Figure 18. DC Current Gain




Figure 19. Output Capacitance




Figure 20. Output Current versus Input Voltage




Figure 21. Input Voltage versus Output Current

MUN5211T1G Series

TYPICAL ELECTRICAL CHARACTERISTICS — MUN5215T1G




Figure 22. $V_{CE(\text{sat})}$ versus I_C




Figure 23. DC Current Gain




Figure 24. Output Capacitance




Figure 25. Output Current versus Input Voltage




Figure 26. Input Voltage versus Output Current

MUN5211T1G Series

TYPICAL ELECTRICAL CHARACTERISTICS — MUN5230T1G




Figure 27. $V_{CE(sat)}$ versus I_C




Figure 28. DC Current Gain




Figure 29. Output Capacitance




Figure 30. Output Current versus Input Voltage




Figure 31. Input Voltage versus Output Current

MUN5211T1G Series

TYPICAL ELECTRICAL CHARACTERISTICS — MUN5232T1G




Figure 32. $V_{CE(sat)}$ versus I_C




Figure 33. DC Current Gain




Figure 34. Output Capacitance




Figure 35. Output Current versus Input Voltage




Figure 36. Input Voltage versus Output Current

MUN5211T1G Series

TYPICAL ELECTRICAL CHARACTERISTICS — MUN5233T1G




Figure 37. $V_{CE(sat)}$ versus I_C




Figure 38. DC Current Gain




Figure 39. Output Capacitance




Figure 40. Output Current versus Input Voltage




Figure 41. Input Voltage versus Output Current

MUN5211T1G Series

TYPICAL ELECTRICAL CHARACTERISTICS — MUN5235T1G




Figure 42. $V_{CE(sat)}$ versus I_C




Figure 43. DC Current Gain




Figure 44. Output Capacitance




Figure 45. Output Current versus Input Voltage




Figure 46. Input Voltage versus Output Current

MUN5211T1G Series

TYPICAL APPLICATIONS FOR NPN BRTs




Figure 47. Level Shifter: Connects 12 or 24 Volt Circuits to Logic




Figure 48. Open Collector Inverter:
Inverts the Input Signal




Figure 49. Inexpensive, Unregulated Current Source


MUN5211T1G Series

PACKAGE DIMENSIONS

SC-70 (SOT-323)

CASE 419-04

ISSUE N



NOTES:


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.80	0.90	1.00	0.032	0.035	0.040
A1	0.00	0.05	0.10	0.000	0.002	0.004
A2	0.70 REF			0.028 REF		
b	0.30	0.35	0.40	0.012	0.014	0.016
c	0.10	0.18	0.25	0.004	0.007	0.010
D	1.80	2.10	2.20	0.071	0.083	0.087
E	1.15	1.24	1.35	0.045	0.049	0.053
e	1.20	1.30	1.40	0.047	0.051	0.055
e ₁	0.65 BSC			0.026 BSC		
L	0.20	0.38	0.56	0.008	0.015	0.022
H _E	2.00	2.10	2.40	0.079	0.083	0.095

STYLE 3:

- PIN 1. BASE
- PIN 2. Emitter
- PIN 3. Collector

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative